差别

这里会显示出您选择的修订版和当前版本之间的差别。

到此差别页面的链接

uart_serial_port_module [2021/01/28 16:50]
gongyusu 创建 		uart_serial_port_module [2021/01/28 16:52] (当前版本)
gongyusu
行 10: 行 10:
 The above data stream shows how the code below is structured. The code below uses one Start Bit, one Stop Bit, eight Data Bits, and no parity. Note that the transmitter modules below both have a signal o_tx_active. This is used to infer a tri-state buffer for half-duplex communication. It is up your specific project requirements if you want to create a half-duplex UART or a full-duplex UART. The code below will work for both! The above data stream shows how the code below is structured. The code below uses one Start Bit, one Stop Bit, eight Data Bits, and no parity. Note that the transmitter modules below both have a signal o_tx_active. This is used to infer a tri-state buffer for half-duplex communication. It is up your specific project requirements if you want to create a half-duplex UART or a full-duplex UART. The code below will work for both!
  
-Verilog Receiver ​(uart_rx.v):​ +Uart接收模块(uart_rx.v):​ 
-<​code ​verilog>+ 
 +<​code ​Verilog>
 //////////////////////////////////////////////////////////////////////​ //////////////////////////////////////////////////////////////////////​
 // File Downloaded from http://​www.nandland.com // File Downloaded from http://​www.nandland.com
行 161: 行 162:
        
 endmodule // uart_rx endmodule // uart_rx
 +
 </​code>​ </​code>​
  
 Uart发送模块(uart_tx.v):​ Uart发送模块(uart_tx.v):​
-<​code ​verilog>+ 
 +<​code ​Verilog>
 //////////////////////////////////////////////////////////////////////​ //////////////////////////////////////////////////////////////////////​
 // File Downloaded from http://​www.nandland.com // File Downloaded from http://​www.nandland.com
行 311: 行 314:
        
 endmodule endmodule
 +
 </​code>​ </​code>​
  
 测试平台： 测试平台：
 +
 <code verilog> <code verilog>
 //////////////////////////////////////////////////////////////////////​ //////////////////////////////////////////////////////////////////////​