GPSDO: A (very poor) GPS Disciplined 1MHz oscillator
CORDIC: Calculating SIN and COS using only addition and bit shifts
-
-
-
STGL5000: Configuring the SGTL5000 low-power audio codec
-
MMCM_reset: Dynamically reconfigure the 7-series MMCM block
Simple AXI Slave An AXI slave for Zynq's ARM CPUs
myStorm Blackice First project with an Open Source FPGA toolset
TinyTx Making a really tiny serial TX
GigabitTX Sending data from a 10/100/1000 Ethernet Port
ArtyEthernet Sending data on the Digilent Arty's 10/100 Ethernet Port
Morse Transmit Morse code with the Arty
Synchronizer The right way to synchronize an input signal
MIC and AMP Adding a Microphone to the PMODamp3 design
PMODamp3 Driving an Class D I2S power amp module
Virtual IO Using the Vivado Debug Virtual IP
MPU6050 sensor RTL Using a Gyro / Acceleration / Attitude sensor directly in RTL
Single Step A way to allow switching to a single-step clock in Spartan 6
XADC Fan PWM Using the 7-series XADC to control fan speed
Minimal XADC design Reading an input from the on-FPGA ADX on the Basys3
Better rotary encoder input My early attempt at quadrature decoding wasn't that good
Genesys2 Mandelbrot Port of the Artix-7 Fractal viewer to the Kintex-7 on the Genesys2
DisplayPort A DisplayPort interface
HDMI Capture Capturing HDMI data and sending it to the serial port
HDMI Processing HDMI Video and Audio extraction on an Artix 7 board
EDID ROM An basic EDID for a video project
SERDES symbol locking How to find a working bitslip / input delay setting for 7-series ISERDES
Artix 7 1080p passthrough Passing HDMI signals through the Nexys Video
Square root Calculating the integer square root of a number
Artix 7 1080p Seeing if the Artix-7 can generate 1080p, with a little over-clocking
Mandelbrot NG 1080i A full-HD on the fly Mandelbrot Fractal viewer for the Nexys Video
GPS Spew A desktop GPS jammer
OSERDESE2 An example 10:1 serialiser that simulates properly
Digital Microphone Getting data from a PmodMIC3 - A MEM Smicrophone and 12-bit ADC
Mandelbrot NG A new real time Mandelbrot viewer
Ring Oscillator Creating a ring oscillator in an FPGA
Digital Sine Creating relatively accurate analog sine waves with an DAC
PmodAD1 Reading an analog joystick with the PmodAD1 (Analog Devices AD7476 ADC)
FPGA
ESP8266 Interfacing your FPGA to wifi using low cost ESP8266 module
- PmodMAXSONAR Using the serial interface on the PmodMAXSONAR module
- Minimal HDMI A super-light-weight 3 bits per pixel true HDMI interface
- Minimal DVI-D A super-light-weight 9 bits per pixel DVI-D interface
- Log Pins A tiny project to send the start of 11 pins to a host over RS232
- miniSpartan6+ SPI Programming Writing your logic design into the board's SPI configuration FLASH
- miniSpartan6+ DVID Logo Overlaying the Hamsterworks Logo on a DVI-D stream
- miniSpartan6+ Audio Playing beeps
- miniSpartan6+ DVID Output A better DVI-D output for the Scarab Hardware miniSpartan6+ board
- miniSpartan6+ bringup First bringup of the Scarab Hardware miniSpartan6+ board
- Stepper Controlling a small stepper motor
- Math free digital clock A digital clock that doesn't know how to add!
- LFSR Divider Using a LFSR to divide a clock signal
- Sonar Interfacing a low-cost sonar module to an FPGA
- Simple resets don't work Showing how not to implement a reset
- DDS via a VGA port Analysing how well a VGA port can generate a 6.25 MHz frequency sine wave
- Inferred FIFO Implementing a FIFO to avoid using IP
- Cheap Analogue Input Reading an analogue joystick without a ADC
- HDMI Input Receiving high-speed digital video (DVI-D over HDMI)
- Intelligent LEDs Driving Intelligent LEDs
- SDRAM Audio playback Playing back extended audio from SDRAM
- FPGA wheelchair fairy lights LED lights for my boy's wheelchair
- Accessing the configuration clock Using the internal oscillator
- High Speed Frequency Counter Counting the fastest of clocks
- DVI-D Serdes Creating a DVI-D signal using the OSERDES2 Serializers
- SD card testing Playing around with the SPI interface on an SD card
- Logic Analyser Test An 8-bit 200MHz counter to test a Logic Analyser
- Eternity2 Solver Using an FPGA to solve the Eternity II puzzle
- Zedboard Audio Using the I2S Audio codec on the Zedboard from VHDL
- Reflow Oven Solder reflow using an benchtop oven and a FPGA
- FIR Filter Implementing a FIR filter in an FPGA
- Solid State Relay Driving a SSR from the a FPGA
- Analog Wing Using the Papilio Analogue Wing
- Thermocouple demo Capturing data using a Adafruit Thermocouple interface
- Simple SDRAM Controller A very simple SDRAM controller
- ZedboardVGA
HDMI “Driving the Zedboard's VGA and HDMI interface, at one clock per Pixel
- Includes RGB444 to YCbCr conversion”
- ZedboardHDMI
v2 Driving the Zedboard's HDMI interface
- pmodi2s Driving a Digilent PMODI2S Audio DAC
- pmodenc Decoding the input from the Digitent PMODENC rotary encoder
- mainshum
filter A low-pass DSP filter removing 50Hz hum from an ADC's samples
- a2dgraph Slowly graphing channel 0 on the LogicStart's ADC
DSPFilterDesign Various bits and bobs for FIR filter design
I3C2 An Intelligent I2C Controller
Audio filter Simulating a passive analogue audio filter
Dualhead MCB Frame Buffer Adding a DVI-D output to the MCB Frame Buffer
MCB Frame Buffer Creating a 720p frame buffer in the Pipistrello's LPDDR memory
USB TTL RS232 Using the Papilio as a TTL RS232 adapter
Spartan 6 1080p Generating 1080p on a Spartan 6 LX
High Speed Link High speed transfer between two FPGAs
RS232dumper Capture then dump data to the RS232 port
- ZedboardHDMI Driving the Zedboard's HDMI interface
ZedboardOV7670 Attaching a low cost camera to the Zedboard
- AsyncVGA A VGA Controller that works with bursts of data (e.g. from SDRAM)
FreqSwitch CHanging a DCMCLKGEN's output “on the fly” to generate different frequencies
- FMSOS Send SOS with a simple FM transmitter
OV7670camera Video capture from a cheap camera module
- Digilent EPP Performance Performance difference in the EPP port speed on digilent boards
- OSERDES2 clocking Setting up the clocking infrastructure for high speed serial output
- frequencycounter GPS referenced frequency counter
hidefsnow Generate static in 1080p
- configflash Storing arbitrary data in the configuration flash
asyncreset Testing async reset reliability
- metatest Testing for metastability
if vs case Testing different implementations
raycast A “ray casting” 3D maze walk through
- dxdisplay Driving a Deal Extreme TM1638 7 Seg Display
Synth A simple all-digital Synth, in bite sized parts
Crystal Castles Reimplementing the old arcade machine on an FPGA
CheapScope A simple fabric embedded logic analyser, with and RS232 interface
dvidtest Driving a DVI-D interface from a Spartan 6 FPGA
- HDlife Implementing Conway's Game of Life at full HD
- FPGAheli Controlling an Infrared Helicopter
- shortwave A very quick and dirty shortwave transmitter
- AVR8 core An AVR103 nearly compatible soft core originally from OpenCores
- 10BaseT-TX Sending out Ethernet packets directly from the FPGA
- SPDIFInput Capturing and converting digital audio data from DVD players
SPDIFout Generating digital audio data output
- SPDIFVolume A simple digital volume control for a S/PDIF signal - a very simple DSP
SPDIF_Thru A passthrough for S/PDIF singal - a base for DSP projects
VGA Display Generating the timings for 1440×900 VGA output
WavePlay Playing 8bit stereo audio samples from Block RAM
Mandelbrot Yet another FPGA Mandelbrot viewer
DSPfract Yet another FPGA Mandelbrot viewer - this time using Spartan 6 DSP48A bocks
Radix2div Radix 2 division in VHDL
Radix4div Radix 4 division in VHDL
SDRAM Memory Controller Memory controller for the SDRAM chip on the Terasic DE0-nano
uClinux Bringing up uClinux on a Terasic DE0-nano board
MAF6502 A FPGA implementation of the classic MOS6502 processor
Papilio Plus/Pacman Building the Pacman implementation from
http://fpgaarcade.com on the Spartan 6 hardware
Papilio Plus/Fading counter A softly fading binary counter
Papilio Plus/PS2 Keyboard Using the PS/2 keyboard interface
Papilio Plus/SRAM test 2 writes and verifies test patterns in the SRAM on the Papilio Plus @ 100MHz
CUGA-1 A CPU Using Gate Arrays