



BANK 500, BANK 501, BANK 502, BANK 503


BANK 500




BANK 501




BANK 502



OFF BOARD UART & XNSLTR




BANK 503




BOARD ID STRAPPING OPTIONS

(Refer to User's Guide for information)




32KHz RTC XTAL




BANK 504, BANK 505


BANK 504 - DDR



BANK 504 - DDR



BANK 505 - GTR







LAYOUT NOTE: Pair differential routing to appropriate name.

LAYOUT NOTE: Place 500 ohm resistor close to SoC.

LAYOUT NOTE: Place ZQ resistor close to SoC.

USB 3.0 MicroAB UPSTREAM INTERFACE




Layout Notes:


- 1) USB 2.0 ULPI_D_P/N signals differentially routed @ 90 ohms.
- 2) USB 3.0 SSTX/RX_P/N routed @ 85 ohms differential.
- 3) ULPI_VBUS >30 mil thick trace for current.

USB 2.0 DOWNSTREAM DEVICE & IDT CLOCK GENERATOR



USB 2.0 XNCVR



IDT CLOCK GENERATOR




24MHz CLOCK




USER SWITCHES, LEDs, JTAG I/F, FAN DRIVER

SWITCHES




PS_POR_PB




BOOT MODE:


JTAG: 1,1
SD: 0,1



PMIC I2C CONNECTIONS




JTAG HEADER (BOTTOM OF PCB)




MIO/USER LEDs


MIO20_PS_LED0




MIO19_PS_LED1





MIO18_PS_LED2






MIO17_PS_LED3




RADIO/USER LEDs



LED INDICATORS:








FAN DRIVER:



AVNET Avnet Engineering Services

Project Name:	Ultra96 SBC V2	PCB Rev:	BOM:	Variant:
Doc Num:	SCH-US1SBC	1	01	00
Date:	3/1/2019	Time:	7:57:26 AM	
Sheet Title:	09 - Switches, LEDs, JTAG.SchDoc	Size:	B	Sheet: 9 of 18


BANK POWER & DECOUPLING



LPDDR4 16Gb (2GB) RAM

POINT-TO-POINT: NO DDR TERM RESISTORS
40 OHM INTERFACE IMPEDANCE

LAYOUT NOTE: Place ZQ resistor close to DDR IC.




LAYOUT NOTES: 1) 40 Ohm Interface impedance. 2) Place DDR within 1 inch of Zynq device. 3) Place decoupling capacitors as close as possible to DDR device.

PS_DDR_CS and CKE signals connected to maintain backwards DDR compatibility.

AVNET Avnet Engineering Services		
Project Name:	Ultra96 SBC V2	PCB Rev: BOM: Variant:
Doc Num:	SCH-US1SBC	1 01 00
Sheet Title:	11 - LPDDR4 Device #1.SchDoc	Date: 3/1/2019 Time: 7:57:27 AM
Size:	B	Sheet: 11 of 18




USB 3.0 DUAL PORT HUB




Layout Note: Place R160 pin 2 pad directly on clock trace to U16.

Layout Note: USB GTR LANE 3 differential impedance: 100 Ohms.

Layout Note: USB SSRX/TX_P/N signals differential impedance: 85 Ohms.



USB PORT POWER SWITCHES




Layout Notes:
1) USB 2.0 ULPI_D_P/N signals differentially routed @ 90 ohms.
2) USB 3.0 SSTX/RX_P/N routed @ 85 ohms differential.
3) ULPI_VBUS >30 mil thick trace for current.

AVNET Avnet Engineering Services


Project Name:	Ultra96 SBC V2	PCB Rev:	BOM:	Variant:
Doc Num:	SCH-US1SBC	Date:	3/1/2019	Time:
Sheet Title:	12 - USB 3.0 Dual Port Hub.SchDoc	Size:	B	Sheet:
				12 of 18

I/O EXPANSION HEADERS, ON/OFF CONTROLLER


60 PIN HS EXP HDR




40 PIN LS EXP HDR




I2C EXPANDER



POWER BUTTON





ON/OFF CONTROLLER



Design Note: PB_N has 100K internal pullup to VCC. KILL_N is floating and must be pulled up to Vccio +1.8V value (as shown).


USER NOTE: JT6 configures the board power up operation. Position 1-2 (default): user must press Power On switch. Position 2-3: board powers up when power applied.



AVNET Avnet Engineering Services


Project Name: Ultra96 SBC V2	PCB Rev: 1	BOM: 01	Variant: 00
Doc Num: SCH-US1SBC	Date: 3/1/2019	Time: 7:57:27 AM	
Sheet Title: 13 - Jx_Jy Expansion Headers, Power On.SchDoc	Size: B	Sheet: 13 of 18	

DISPLAY PORT VREG




Mini DISPLAY PORT



DISPLAY PORT DPAUX GENERATOR



DISPLAY PORT CONNECTOR




ESD PROTECTION DEVICES



Layout Note:
All Display Port data signals (GTR_LANE0_1_TX_P/N, G0_1_P/N) differentially routed to @ 100 ohms. Trace length match to within 5 mils.


Layout Note: Board edge PCB cut-out under this device! See datasheet.

ROCKY PMIC #1




I2C Address Offset = +3.
Address: 0x13, 0x43.

NOTE: MTP resistor set to allow +3 address skip.







AVNET Avnet Engineering Services			
Project Name:	Ultra96 SBC V2	PCB Rev:	BOM: 1 01 00
Doc Num:	SCH-US1SBC	Date:	3/1/2019
Sheet Title:	15 - Rocky PMIC #1.SchDoc	Time:	7:57:28 AM
Sheet:	B	Size:	15 of 18

ROCKY PMIC #2




I2C Address Offset = +4.
Address: 0x14, 0x44.

NOTE: MTP resistor set to allow +4 address skip.




CH_LDO: +1.2V PSPLL, 0.5A



AVNET Avnet Engineering Services		
Project Name:	Ultra96 SBC V2	PCB Rev: BOM: 1 01 00
Doc Num:	SCH-US1SBC	Date: 3/1/2019 Time: 7:57:28 AM
Sheet Title:	16 - Rocky PMIC #2.SchDoc	Size: B Sheet: 16 of 18


MANHATTAN PMIC #3

MAIN POWER +8v - 16 VIN




Layout Note: Place JP1 next to Power In jack.


+3.3V_PRIMARY




CHC: +0.9V PSMGTAVCC, 0.3A



CH_LDO: +1.8V MGTRAVTT, 0.05A



BOARD +5.0V MAIN, 6A Max




LAYOUT NOTE: Place +5V_FB net at the farthest 5V output capacitor. Isolate the trace by 4x the trace width from all other signals. Place R188 & R190 within 50 mils of U22 pins.


I2C Address Offset = +5.
Addresses: 0x15, 0x45.
NOTE: MTP resistor set to allow +5 address skip.

AVNET Avnet Engineering Services			
Project Name:	Ultra96 SBC V2	PCB Rev:	BOM: 1 01 00
Doc Num:	SCH-US1SBC	Date:	3/1/2019
Sheet Title:	17 - Manhattan PMIC #3.SchDoc	Time:	7:57:28 AM
Size:	B	Sheet:	17 of 18

Assembly:

Label1
BD-XXXX-XXXX-G
Label, Product

Label2

XXXXXXXX
Label, Serial Number




Mechanicals:




XXX-XXX-PCB-X
PCB PN (In Copper)



Mounting Holes:



GND Test Points:



AVNET Avnet Engineering Services			
Project Name:	Ultra96 SBC V2	PCB Rev:	1
Doc Num:	SCH-US1SBC	BOM:	01
Sheet Title:	18 - Back Page.SchDoc	Variant:	00
	Date:	3/1/2019	Time:
			7:57:28 AM
	Size:	B	Sheet:
			18 of 18