

PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	TITLE, NOTE	21	RESET
2	Cyclone V ST SoC Bank 3	22	Cyclone V ST SoC POWER
3	Cyclone V ST SoC Bank 4	23	Cyclone V ST SoC GND
4	Cyclone V ST SoC Bank 5	24	Cyclone V ST SoC Decoupling
5	Cyclone V ST SoC Bank 6	25	LED & SW
6	Cyclone V ST SoC Bank 7	26	POWER LED
7	Cyclone V ST SoC Bank 8	27	Power_IN/FAN CON
8	Cyclone V ST SoC Transceiver	28	Power : 5.0V / 3.3V
9	CLK BLOCK	29	Power : 1.1V
10	Cyclone V ST SoC CONFIG	30	Power : 1.2V
11	DDR3 (FPGA)	31	Power : 2.5V
12	DDR3 (HPS)	32	Power : 3.3V
13	Gib ETH / EEPROM	33	Power : 1.5V for DDR_FPGA
14	SD CARD / QSPI FLASH	34	Power : 1.5V for DDR_HPS
15	USB_UART / RTC	35	Power : 1.2V for Gib ETH
16	HSMC POAT A	36	History
17	HSMC POAT B		
18	USB_2.0		
19	AUDIO		
20	DVI		




# Cyclone V ST SoC Bank 3

IC4-2

## CYCLONE V ST SoC BANK 3

Bank 3A = 2.5v  
Bank 3B = 2.5v




5CSTFD6D5F31I7



Title			Sodia		
Size	Document Number				Rev
A3	ASC001				C
Date:	Wednesday, November 21, 2018	Sheet	2	of	36

# Cyclone V ST SoC Bank 4





11	FPGA_DDR3_x32_DQ31	AG18	IO_4A_AG18/DIFFIO_TX_B49P/DQ7B
11	FPGA_DDR3_x32_DQ30	AJ21	IO_4A_AJ21/DIFFIO_TX_B53N/DQ7B
11	FPGA_DDR3_x32_DQ29	AF19	IO_4A_AF19/DIFFIO_RX_B54P/DQ7B
11	FPGA_DDR3_x32_DQ28	AJ20	IO_4A_AJ20/DIFFIO_TX_B53P/DQ7B
11	FPGA_DDR3_x32_DQ27	AJ17	IO_4A_AJ17/DIFFIO_RX_B50P/DQ7B
11	FPGA_DDR3_x32_DQ26	AG23	IO_4A_AG23/DIFFIO_TX_B56P/DQ7B
11	FPGA_DDR3_x32_DQ25	AK18	IO_4A_AK18/DIFFIO_RX_B50N/DQ7B
11	FPGA_DDR3_x32_DQ24	AH24	IO_4A_AH24/DIFFIO_TX_B56N/DQ7B
11	FPGA_DDR3_x32_DQ23	AH17	IO_4A_AH17/DIFFIO_TX_B48P/DQ6B
11	FPGA_DDR3_x32_DQ22	AJ16	IO_4A_AJ16/DIFFIO_TX_B45P/DQ6B
11	FPGA_DDR3_x32_DQ21	AG21	IO_4A_AG21/DIFFIO_RX_B46P/DQ6B
11	FPGA_DDR3_x32_DQ20	AK16	IO_4A_AK16/DIFFIO_TX_B45N/DQ6B
11	FPGA_DDR3_x32_DQ19	AH18	IO_4A_AH18/DIFFIO_TX_B48N/DQ6B
11	FPGA_DDR3_x32_DQ18	AG16	IO_4A_AG16/DIFFIO_TX_B41P/DQ6B
11	FPGA_DDR3_x32_DQ17	AH20	IO_4A_AH20/DIFFIO_RX_B46N/DQ6B
11	FPGA_DDR3_x32_DQ16	AF16	IO_4A_AF16/DIFFIO_TX_B44N/DQ6B
11	FPGA_DDR3_x32_DQ15	AJ24	IO_4A_AJ24/DIFFIO_TX_B65P/DQ9B
11	FPGA_DDR3_x32_DQ14	AK27	IO_4A_AK27/DIFFIO_TX_B72N/DQ9B
11	FPGA_DDR3_x32_DQ13	AE23	IO_4A_AE23/DIFFIO_RX_B70N/DQ9B
11	FPGA_DDR3_x32_DQ12	AK26	IO_4A_AK26/DIFFIO_TX_B68N/DQ9B
11	FPGA_DDR3_x32_DQ11	AF23	IO_4A_AF23/DIFFIO_RX_B66P/DQ9B
11	FPGA_DDR3_x32_DQ10	AJ27	IO_4A_AJ27/DIFFIO_TX_B72P/DQ9B
11	FPGA_DDR3_x32_DQ9	AG25	IO_4A_AG25/DIFFIO_TX_B69P/DQ9B
11	FPGA_DDR3_x32_DQ8	AH25	IO_4A_AH25/DIFFIO_TX_B69N/DQ9B
11	FPGA_DDR3_x32_DQ7	AD24	IO_4A_AD24/DIFFIO_TX_B80P/DQ10B
11	FPGA_DDR3_x32_DQ6	AD21	IO_4A_AD21/DIFFIO_RX_B74N/DQ10B
11	FPGA_DDR3_x32_DQ5	AK28	IO_4A_AK28/DIFFIO_TX_B73P/DQ10B
11	FPGA_DDR3_x32_DQ4	AE24	IO_4A_AE24/DIFFIO_TX_B80N/DQ10B
11	FPGA_DDR3_x32_DQ3	AH27	IO_4A_AH27/DIFFIO_TX_B76N/DQ10B
11	FPGA_DDR3_x32_DQ2	AC22	IO_4A_AC22/DIFFIO_RX_B78P/DQ10B
11	FPGA_DDR3_x32_DQ1	AF25	IO_4A_AF25/DIFFIO_TX_B77P/DQ10B
11	FPGA_DDR3_x32_DQ0	AC23	IO_4A_AC23/DIFFIO_RX_B78N/DQ10B

11	FPGA_DDR3_x32_DQS3	V17	IO_4A_V17/DIFFIO_RX_B51P/DQS7B
11	FPGA_DDR3_x32_DQSn3	W17	IO_4A_W17/DIFFIO_RX_B51N/DQSN7B
11	FPGA_DDR3_x32_DQS2	V16	IO_4A_V16/DIFFIO_RX_B43P/DQS6B
11	FPGA_DDR3_x32_DQSn2	W16	IO_4A_W16/DIFFIO_RX_B43N/DQSN6B
11	FPGA_DDR3_x32_DQS1	AC20	IO_4A_AC20/DIFFIO_RX_B67P/DQS9B
11	FPGA_DDR3_x32_DQSn1	AD19	IO_4A_AD19/DIFFIO_RX_B67N/DQSN9B
11	FPGA_DDR3_x32_DQS0	Y19	IO_4A_Y19/DIFFIO_RX_B75P/DQS10B
11	FPGA_DDR3_x32_DQSn0	AA20	IO_4A_AA20/DIFFIO_RX_B75N/DQSN10B

25	FPGA_USER_DIP0	AB17	IO_4A_AB17/CLK2N/DIFFIO_RX_B47N
25	FPGA_USER_PB1	AF20	IO_4A_AF20/DIFFIO_RX_B62P/DQ8B
25	FPGA_USER_PB0	AF24	IO_4A_AF24/DIFFIO_RX_B66N/DQ9B
25	FPGA_USER_LED3	AE19	IO_4A_AE19/DIFFIO_RX_B58N/DQ8B
25	FPGA_USER_LED2	AE18	IO_4A_AE18/DIFFIO_RX_B58P/DQ8B
25	FPGA_USER_LED1	AA18	IO_4A_AA18/DIFFIO_RX_B59N/DQSN8B
25	FPGA_USER_LED0	Y17	IO_4A_Y17/DIFFIO_RX_B59P/DQS8B

9	FPGA_CLKIN_DDR3_50M	AA16	IO_4A_AA16/CLK2P/DIFFIO_RX_B47P
9	FPGA_CLKIN_100M	AC18	IO_4A_AC18/CLK3P/DIFFIO_RX_B55P
		AD17	IO_4A_AD17/CLK3N/DIFFIO_RX_B55N

AG22	FPGA_DDR3_x32_A12	11
AK24	FPGA_DDR3_x32_A11	11
AB21	FPGA_DDR3_x32_A10	11
AJ26	FPGA_DDR3_x32_A9	11
AK29	FPGA_DDR3_x32_A8	11
AJ19	FPGA_DDR3_x32_A7	11
AJ25	FPGA_DDR3_x32_A6	11
AK21	FPGA_DDR3_x32_A5	11
AH23	FPGA_DDR3_x32_A4	11
AH22	FPGA_DDR3_x32_A3	11
AJ22	FPGA_DDR3_x32_A2	11
AK23	FPGA_DDR3_x32_A1	11
AK22	FPGA_DDR3_x32_A0	11
AG20	FPGA_DDR3_x32_BA2	11
AA21	FPGA_DDR3_x32_BA1	11
AE16	FPGA_DDR3_x32_BA0	11
Y18	FPGA_DDR3_x32_CSn	11
AA19	FPGA_DDR3_x32_CASn	11
AD20	FPGA_DDR3_x32_RASn	11
AE17	FPGA_DDR3_x32_ODT	11
AH19	FPGA_DDR3_x32_WEn	11
AK19	FPGA_DDR3_x32_DM3	11
AF18	FPGA_DDR3_x32_DM2	11
AE22	FPGA_DDR3_x32_DM1	11
AF26	FPGA_DDR3_x32_DM0	11
AF21	FPGA_DDR3_x32_CKE	11
V18	FPGA_DDR3_x32_CK	11
W19	FPGA_DDR3_x32_CKn	11
AG26	FPGA_DDR3_x32_RESETn	11



FPGA\_DDR3

FPGA\_USER\_IO

CLK\_IN


FPGA\_DDR3



Title			Sodia		
Size	Document Number	Rev			
A3	ASC001	C			
Date:	Wednesday, November 21, 2018	Sheet	3	of	36




# Cyclone V ST SoC Bank 6



Title			Sodia		
Size	Document Number		Rev		
A3	ASC001		C		
Date:	Wednesday, November 21, 2018	Sheet	5	of	36

# Cyclone V ST SoC Bank 7




CLKSEL [1:0]	OSC1 CLK range	Note
0x0	10-50MHz	default
0x1	10-12.5MHz	
0x2	12.5-25MHz	
0x3	25-50MHz	

BOOTSEL [2:0]	Boot Flash device	Note
0x1	FPGA (HPS-to-FPGA bridge)	
0x5	3.3 V SD/MMC flash memory with internal transceiver	default
0x7	3.3 V SPI or quad SPI flash memory	



Title		<b>Sodia</b>	
Size	A3	Document Number	ASC001
Date:	Wednesday, November 21, 2018	Sheet	6 of 36
Rev	C		

# Cyclone V ST SoC Bank 8



17 FPGA\_HSMB\_RX\_D\_p16  
17 FPGA\_HSMB\_RX\_D\_n16

17 FPGA\_HSMB\_RX\_D\_p15  
17 FPGA\_HSMB\_RX\_D\_n15

17 FPGA\_HSMB\_RX\_D\_p14  
17 FPGA\_HSMB\_RX\_D\_n14

17 FPGA\_HSMB\_RX\_D\_p13  
17 FPGA\_HSMB\_RX\_D\_n13

17 FPGA\_HSMB\_RX\_D\_p12  
17 FPGA\_HSMB\_RX\_D\_n12

17 FPGA\_HSMB\_RX\_D\_p11  
17 FPGA\_HSMB\_RX\_D\_n11

17 FPGA\_HSMB\_RX\_D\_p10  
17 FPGA\_HSMB\_RX\_D\_n10

17 FPGA\_HSMB\_RX\_D\_p9  
17 FPGA\_HSMB\_RX\_D\_n9

17 FPGA\_HSMB\_RX\_D\_p8  
17 FPGA\_HSMB\_RX\_D\_n8

17 FPGA\_HSMB\_RX\_D\_p7  
17 FPGA\_HSMB\_RX\_D\_n7

17 FPGA\_HSMB\_RX\_D\_p6  
17 FPGA\_HSMB\_RX\_D\_n6

17 FPGA\_HSMB\_RX\_D\_p5  
17 FPGA\_HSMB\_RX\_D\_n5

17 FPGA\_HSMB\_RX\_D\_p4  
17 FPGA\_HSMB\_RX\_D\_n4

17 FPGA\_HSMB\_RX\_D\_p3  
17 FPGA\_HSMB\_RX\_D\_n3

17 FPGA\_HSMB\_RX\_D\_p2  
17 FPGA\_HSMB\_RX\_D\_n2

17 FPGA\_HSMB\_RX\_D\_p1  
17 FPGA\_HSMB\_RX\_D\_n1

17 FPGA\_HSMB\_RX\_D\_p0  
17 FPGA\_HSMB\_RX\_D\_n0

17 FPGA\_HSMB\_CLK\_IN\_p2  
17 FPGA\_HSMB\_CLK\_IN\_n2


17 FPGA\_HSMB\_CLK\_IN\_p1  
17 FPGA\_HSMB\_CLK\_IN\_n1

19 FPGA\_AUDIO\_ADCDAT  
19 FPGA\_AUDIO\_ADCLRCK



Title			Sodia		
Size	Document Number		Rev		
A3	ASC001		C		
Date:	Wednesday, November 21, 2018		Sheet	7	of 36

# Cyclone V ST SoC Transceiver




Title			<b>Sodia</b>		
Size	Document Number				Rev
A3	ASC001				C
Date:	Wednesday, November 21, 2018		Sheet	8	of 36




# CLK BLOCK


REFCLK0L p/n  
f = 100MHz



REFCLK1L p/n  
f = 148.5MHz




REFCLK2L p/n  
f = 125MHz or SMA



CLK\_SEL  
LOW = CLK0  
HIGH = CLK1

S8	CLK_SEL
off	LOW = CLK0
on	HIGH = CLK1









1.5 V CMOS Output (VDDOx = 2.5v)  
R1: 33Ω  
R2: 125Ω (82+43)




Title		Sodia	
Size	A3	Document Number	ASC001
Date:	Wednesday, November 21, 2018	Sheet	9 of 36
Rev	C		


# Cyclone V ST SoC CONFIG



MSEL [4:0]	Configuration	Note
10010	AS (x1 and x4), Power-On Reset (POR) Delay: Fast	
10011	AS (x1 and x4), Power-On Reset (POR) Delay: Standard	
01010	FPPx32 w/ Copression Fast	default



# DDR3 (FPGA)




Title			Sodia		
Size	Document Number		Rev		
A3	ASC001		B		
Date:	Wednesday, November 21, 2018	Sheet	11	of	36




# Gib ETH / EEPROM





## Gib ETH



## EEPROM




PHY ADD	0x04
MODE	RGMII mode advertise all capabilities (10/100/1000 speed half-/full-duplex)
CLK125_EN	Disable 125MHz clock output
LED MODE	Single LED mode




Title		<b>Sodia</b>	
Size	A3	Document Number	ASC001
Date:	Wednesday, November 21, 2018	Sheet	13 of 36
Rev	C		

# SD CARD / QSPI FLASH

## SD CARD




## QSPI FLASH




Title		
Sodia		
Size	Document Number	Rev
A3	ASC001	B
Date:	Wednesday, November 21, 2018	Sheet 14 of 36

# USB\_UART / RTC

## USB\_UART





## RTC



Title		
Sodia		
Size	Document Number	Rev
A3	ASC001	C
Date:	Wednesday, November 21, 2018	Sheet 15 of 36



# HSMC POAT A



Title			Sodia		
Size	Document Number				Rev
A3	ASC001				C
Date:	Wednesday, November 21, 2018	Sheet	16	of	36




# HSMC POAT B




Title: <b>Sodia</b>		
Size: A3	Document Number: ASC001	Rev: C
Date: Wednesday, November 21, 2018	Sheet: 17	of 36

# USB\_2.0




USB standard-A

USB_ID_CTL	OTG Role
OPEN	PERIPHERAL
GND	HOST





# DVI




Controller Interface Options  
 ISEL = LOW  
 BSEL = HIGH  
 EDGE = HIGH  
 DSEL = LOW




Title		<b>Sodia</b>	
Size	A3	Document Number	ASC001
Date:	Wednesday, November 21, 2018	Sheet	20 of 36
		Rev	C

# RESET

RESET (cold)




RESET (warm)




Title		
Sodia		
Size	Document Number	Rev
A3	ASC001	C
Date:	Wednesday, November 21, 2018	Sheet 21 of 36

# Cyclone V ST SoC POWER




Title			Sodia		
Size	Document Number		Rev		
A3	ASC001		C		
Date:	Wednesday, November 21, 2018	Sheet	22	of	36

# Cyclone V ST SoC GND



Title			Sodia		
Size	Document Number				Rev
A3	ASC001				C
Date:	Wednesday, November 21, 2018	Sheet	23	of	36





# Cyclone V ST SoC Decoupling



Title		Sodia	
Size	Document Number	ASC001	
A3	ASC001	Date:	Wednesday, November 21, 2018
Sheet		24	of 36







# LED & SW



Title		
Sodia		
Size	Document Number	Rev
A3	ASC001	C
Date:	Wednesday, November 21, 2018	Sheet 25 of 36


# POWER LED




Title		
Sodia		
Size	Document Number	Rev
A3	ASC001	C
Date:	Wednesday, November 21, 2018	Sheet 26 of 36

# Power\_IN/FAN CON

## Power\_IN



## FAN



note:  
 HEAT SINK & FAN  
 ->ALPHA : FSR40-8M42  
 push pin : S001YZ1P  
 spring : S001YJ0D  
 Thermal Pad :S001Z03F(T-PCM905C-20S)


FAN CON mating  
 Molex : 5051-03  
 5159PBT



Title		
Sodia		
Size	Document Number	Rev
A3	ASC001	C
Date:	Wednesday, November 21, 2018	Sheet 27 of 36


Power : 5.0V / 3.3V

5.0V



$$\begin{aligned}
 V_{OUT} &= ((60.4K * 0.6 / R_{fb}) + 0.6) \\
 &= ((60.4K * 0.6 / 8.2K) + 0.6) \\
 &= 5.019V
 \end{aligned}$$

3.3V



$$\begin{aligned}
 C_{ss} &= 10nF \\
 TR &= 0.6 * C_{ss} / 2uA = 3ms
 \end{aligned}$$


$$\begin{aligned}
 V_{OUT} &= ((60.4K * 0.6 / R_{fb}) + 0.6) \\
 &= ((60.4K * 0.6 / 13.4K) + 0.6) \\
 &= 3.305V
 \end{aligned}$$



Title		
Sodia		
Size	Document Number	Rev
A3	ASC001	C
Date:	Wednesday, November 21, 2018	Sheet 28 of 36

Power : 1.1V


1.1V



Title			Sodia		
Size	Document Number		Rev		
A3	ASC001		C		
Date:	Wednesday, November 21, 2018	Sheet	29	of	36

Power : 1.2V


1.2V



Title		
Sodia		
Size	Document Number	Rev
A3	ASC001	C
Date:	Wednesday, November 21, 2018	Sheet 30 of 36

Power : 2.5V


2.5V



rise time =  $C_{ss} * 80k \pm 25\%$   
 $0.022u * 80k = 1.76ms$

VOUT ---  $\{RB = rb1 // rb2 = 200K // 150K = 85.714K\}$   
 $= (0.75 * RA / RB) + 0.75$   
 $= (0.75 * 200k / 85.7k) + 0.75$   
 $= 2.500V$

Resonance measures of power plane




Title		
Sodia		
Size	Document Number	Rev
A3	ASC001	C
Date:	Wednesday, November 21, 2018	Sheet 31 of 36

Power : 3.3V


3.3V

28,30,31,33,34

GXBL\_1p2v\_POK



Resonance measures of power plane




Title		
Sodia		
Size	Document Number	Rev
A3	ASC001	C
Date:	Wednesday, November 21, 2018	Sheet 32 of 36



Power : 1.5V for DDR\_FPGA


1.5V for DDR\_FPGA




Title			Sodia		
Size	Document Number		Rev		
A3	ASC001		C		
Date:	Wednesday, November 21, 2018	Sheet	33	of	36

Power : 1.5V for DDR\_HPS

1.5V for DDR\_HPS




Resonance measures of power plane



Title		
Sodia		
Size	Document Number	Rev
A3	ASC001	C
Date:	Wednesday, November 21, 2018	Sheet 34 of 36

Power : 1.2V for Gib ETH

1.2V for Gib ETH



Title		
Sodia		
Size	Document Number	Rev
A3	ASC001	C
Date:	Wednesday, November 21, 2018	Sheet 35 of 36

# History

REV	DATE	PAGES	DESCRIPTION
A	02/03/2016	Page 15 Page 27	Change Component BT1 SMTU1225-LF to SMTU1225-TR Change Component Battery CR1225 to BR-1225/BK S7 MS12ANW03 to MS-12AAP1
B	06/07/2017	Page 14	Change Component IC16 N25Q512A83GSF40F to MT25QL512ABB8ESF-0SIT
C	11/21/2018	Page 12 Page 19	Change Component IC9/10/11 MT41K256M16LY-107:N to MT41K256M16TW-107:P Modified Implementation C1000



Title		
Sodia		
Size	Document Number	Rev
A3	ASC001	C
Date:	Wednesday, November 21, 2018	Sheet 36 of 36