








Title		Rev	
NetFPGA-7		F.1	
Circuit		Copyright 2013	
PCIe x4, PMODS, General I/O			
Doc# 6015-500-001			
Engineer EG			
Author GTM			
Date 8/23/2013			
Sheet# 1 out of 19			






Title		Rev	
NetFPGA-7		F.1	
Circuit		Copyright 2013	
RJ45 Connectors, SD Card			
Doc# 6015-500-001			
Engineer EG			
Author GTM			
Date 8/23/2013			
Sheet# 2 out of 19			



ASP-134486-01

ASP-134486-01



ASP-134486-01




Title **NetFPGA-7** Rev **F.1**  
Copyright 2013

Circuit FMC Connector  
Doc# 6015-500-001  
Engineer EG  
Author GTM  
Date 8/23/2013  
Sheet# 3 out of 19















Title	NetFPGA-7	Rev	F.1
Circuit	FMC Connector	Doc#	6015-500-001
Author	GTM	Engineer	EG
Date	8/23/2013	Date	8/23/2013
Sheet#	4 out of 19	Sheet#	4 out of 19
















Title		Rev	
NetFPGA-7		F.1	
Circuit		Copyright 2013	
Ethernet PHYs			
Doc#		6015-500-001	
Engineer		EG	
Author		GTM	
Date		8/23/2013	
Sheet#		5 out of 19	




Title		<b>NetFPGA-7</b>		Rev	<b>F.1</b>
Circuit		Ethernet PHYs		Copyright 2013	
Doc#	6015-500-001				
Engineer	EG				
Author	GTM				
Date	8/23/2013				
Sheet#	6 out of 19				









Title		Rev	
<b>NetFPGA-7</b>		<b>F.1</b>	
Circuit		Copyright 2013	
Digilent USB			
Doc#	6015-500-001		
Engineer	EG		
Author	GTM		
Date	8/23/2013		
Sheet#	7 out of 19		



Title		Rev	
NetFPGA-7		F.1	
Circuit		Copyright 2013	
CML USB			
Doc# 6015-500-001			
Engineer EG			
Author GTM			
Date 8/23/2013			
Sheet# 8 out of 19			







# NetFPGA-7

Rev  
F.1  
Copyright 2013

Circuit RTC, Pwr Monitor,  
CryptoAuth, SPI Flash

Doc# 6015-500-001


Engineer EG

Author GTM

Date 8/23/2013

Sheet# 9 out of 19





Title		Rev	
<b>NetFPGA-7</b>		<b>F.1</b>	
Configuration, BPI Flash		Copyright 2013	
Doc#	6015-500-001		
Engineer	EG		
Author	GTM		
Date	8/23/2013		
Sheet#	10 out of 19		

M[2:0]  
 Master BPI 010  
 Slave Serial 000

A

A

B


B

C

C

D


D






XC7K325T-1FFG676

XC7K325T-1FFG676


XC7K325T-1FFG676




Title		Rev	
<b>NetFPGA-7</b>		<b>F.1</b>	
FPGA Banks		Copyright 2013	
Circuit	Doc#	Engineer	Date
FPGA Banks	6015-500-001	EG	8/23/2013
Date	Sheet#	Author	out of
8/23/2013	11 out of 19	GTM	




XC7K325T-1FFG676




IC19I



XC7K325T-1FFG676



IC19I



XC7K325T-1FFG676

Title  
**NetFPGA-7**

Rev  
**F.1**  
 Copyright 2013

Circuit  
 FPGA Banks

Doc# 6015-500-001

Engineer EG

Author GTM

Date 8/23/2013

Sheet# 12 out of 19

A

B

C






D

A

B

C

D



Title: **NetFPGA-7**

Rev: **F.1**

Copyright 2013

Circuit: FPGA Banks

Doc#: 6015-500-001

Engineer: EG

Author: GTM

Date: 8/23/2013

Sheet#: 13 out of 19

VADJ

VADJ

IC19A

IC19B

FMC HA11 0 U21  
FMC HA11 1 Y20

FMC HA10 0 N16  
FMC HA10 1 U16

BANK 12

BANK 13

XC7K325T-1FFG676

XC7K325T-1FFG676


Title  
**NetFPGA-7**

Rev  
**F.1**  
Copyright 2013


Circuit  
FPGA Banks  
Doc# 6015-500-001  
Engineer EG  
Author GTM  
Date 8/23/2013  
Sheet# 14 out of 19









Title		<b>NetFPGA-7</b>		Rev	<b>F.1</b>
Circuit		DDR3		Copyright 2013	
Doc#	6015-500-001				
Engineer	EG				
Author	GTM				
Date	8/23/2013				
Sheet#	16 out of 19				








Title		<b>NetFPGA-7</b>	Rev
			<b>F.1</b>
Circuit			Copyright 2013
QDRII+			
Doc#			6015-500-001
Engineer			EG
Author			GTM
Date		8/23/2013	
Sheet#		17 out of 19	



Title		<b>NetFPGA-7</b>		Rev	<b>F.1</b>
Circuit Power				Copyright 2013	
Doc#		6015-500-001			
Engineer		EG			
Author		GTM			
Date		8/23/2013			
Sheet#		18 out of 19			





Title		<b>NetFPGA-7</b>		Rev	<b>F.1</b>
Circuit Power				Copyright 2013	
Doc#		6015-500-001			
Engineer		EG			
Author		GTM			
Date		8/23/2013			
Sheet#		19 out of 19			

