

<b>MicroZed SOM</b>
Avnet Engineering Services
<a href="http://www.microzed.org">www.microzed.org</a>
<b>Sheet Name</b>
01 - Avnet Lead Sheet
02 - Block Diagram
03 - DDR3
04 - QSPI FLASH, MicroSD
05 - ETHERNET, USB
06 - BANKS 34 and 35
07 - BANK 0, BANK13, JTAG
08 - MICROHEADERS
09 - FPGA POWER
10 - POWER, RESET
11 - Back Page



# MicroZed SOM

3/22/2017


2:43:00 PM

Copyright 2017, Avnet, Inc. All Rights Reserved.


This material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any means without the prior written permission of Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. All trademarks and trade names are the properties of their respective owners and Avnet, Inc. disclaims any proprietary interest or right in trademarks, service marks and trade names other than its own.

Avnet is not responsible for typographical or other errors or omissions or for direct, indirect, incidental or consequential damages related to this material or resulting from its use. Avnet makes no warranty or representation respecting this material, which is provided on an "AS IS" basis. AVNET HEREBY DISCLAIMS ALL WARRANTIES OR LIABILITY OF ANY KIND WITH RESPECT THERETO, INCLUDING, WITHOUT LIMITATION, REPRESENTATIONS REGARDING ACCURACY AND COMPLETENESS, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, SUITABILITY OR FITNESS FOR A PARTICULAR PURPOSE, TITLE AND/OR NON-INFRINGEMENT. This material is not designed, intended or authorized for use in medical, life support, life sustaining or nuclear applications or applications in which the failure of the product could result in personal injury, death or property damage. Any party using or selling products for use in any such applications do so at their sole risk and agree that Avnet is not liable, in whole or in part, for any claim or damage arising from such use, and agree to fully indemnify, defend and hold harmless Avnet from and against any and all claims, damages, loss, cost, expense or liability arising out of or in connection with the use or performance of products in such applications.

Avnet Engineering Services			
Project Name:	MicroZed SOM	PCB Rev:	G
		BOM:	04
		Variant:	02
Doc Num:	Z7MB-7Z0X0-SCH-G	Date:	3/22/2017
		Time:	2:43:00 PM
Sheet Title:	01 - Avnet Lead Sheet_B.SchDoc	Size:	B
		Sheet:	1 of 11




### BANK 502





**Layout Note:**  
DDR3 trace lengths must include Zynq package flight times. See UG933 and Layout Guidelines.

**Layout Note:**  
DDR3 target trace impedances are as follows:  
Single Ended Signals = 40 ohms  
Differential Signals = 80 ohms


**Layout Note:**  
Use Fly-by routing and termination for DDR3 control signals. Resistors should be placed past the last memory IC & as close to the device as possible.







Default: Pins 2 - 3, 4.7K ohm resistor.  
NOTE: RESET# requires a 4.7K pull down resistor. Please refer to the latest Xilinx UG933 for further information.





### DDR3 Termination Supply





**PMOD Interface**




	SHUNT, ECON, PHBR 15 AU, BLACK		SHUNT, ECON, PHBR 15 AU, BLACK
Boot Mode:	JT1:	JT2:	JT3:
Cascade JTAG	1 - 2 (low)	1 - 2 (low)	1 - 2 (low)
Ind. JTAG	2 - 3 (high)	2 - 3 (high)	2 - 3 (high)
QSPI	x	1 - 2 (low)	2 - 3 (high)
SD Card	1 - 2 (low)	2 - 3 (high)	2 - 3 (high)

**AVNET** Avnet Engineering Services

Project Name: **MicroZed SOM** PCB Rev: **G** BOM: **04** Variant: **02**

Doc Num: **Z7MB-7Z0X0-SCH-G** Date: 3/22/2017 Time: 2:43:01 PM

Sheet Title: **04 - QSPI FLASH, MicroSD.SchDoc** Size: **B** Sheet: 4 of 11



- BANK 501**
- PS\_MIO16\_501
  - PS\_MIO17\_501
  - PS\_MIO18\_501
  - PS\_MIO19\_501
  - PS\_MIO20\_501
  - PS\_MIO21\_501
  - PS\_MIO22\_501
  - PS\_MIO23\_501
  - PS\_MIO24\_501
  - PS\_MIO25\_501
  - PS\_MIO26\_501
  - PS\_MIO27\_501
  - PS\_MIO28\_501
  - PS\_MIO29\_501
  - PS\_MIO30\_501
  - PS\_MIO31\_501
  - PS\_MIO32\_501
  - PS\_MIO33\_501
  - PS\_MIO34\_501
  - PS\_MIO35\_501
  - PS\_MIO36\_501
  - PS\_MIO37\_501
  - PS\_MIO38\_501
  - PS\_MIO39\_501
  - PS\_MIO40\_501
  - PS\_MIO41\_501
  - PS\_MIO42\_501
  - PS\_MIO43\_501
  - PS\_MIO44\_501
  - PS\_MIO45\_501
  - PS\_MIO46\_501
  - PS\_MIO47\_501
  - PS\_MIO48\_501
  - PS\_MIO49\_501
  - PS\_MIO50\_501
  - PS\_MIO51\_501
  - PS\_MIO52\_501
  - PS\_MIO53\_501

**Operational Notes:**  
USB Bus powered mode:  
1) JT7 0 ohm pads 1-2.  
2) R97, R98 populated.  
3) DNP: D10, D11.

USB Self powered mode:  
1) JT7 0 ohm on pads 2-3.  
2) D10, D11 populated.  
3) DNP: R97, R98.

USB Self powered, no backfeed:  
1) JT7 0 ohm on pads 2-3.  
2) D10, D11 populated.  
3) DNP: R97, R98.

**Layout Note:**  
USB\_VBUS\_UART net must be 1A or more capable.

**Ethernet PHY**

**USB 2.0 OTG**

**USB UART**

**ETH RESET DELAY & LVL XNSLTR**

**USB LVL XNSLTR**

**Layout Note:**  
USB differential signal impedance target is 90 ohms.


**Layout Note:**  
USB\_VBUS\_OTG net must be 500mA or more capable.

**Component Notes:**  
R56: Host/Device Mode = 10K  
OTG Mode = 1K  
Default = Host Mode.


**Component Notes:**  
1) C1 & C3 required  
2) R50 0603 0 Ohm or optionally a PTC can be placed  
In USB Device Mode:  
1) C1 & C3 not required  
2) R50 Removed

**NOTE:** The components in the purple outlined areas MUST be placed if greater than +5.0 Vin is applied to the power jack! By Default these components are NOT placed and the board is powered via the USB UART port with +5.0V.


**Design Note:**  
R50 is a 0603 footprint. Generic PTCs can be placed, not to exceed 500mA withstanding, can be a selectable PTC value, pending customer requirements.



XC7Z020-1CLG4001








Default: pin 1-2, 1K







XC7Z020-1CLG4001

**AVNET** Avnet Engineering Services

Project Name:	MicroZed SOM	PCB Rev:	BOM:	Variant:
Doc Num:	Z7MB-7Z0X0-SCH-G	Date:	3/22/2017	Time:
Sheet Title:	06 - BANKS 34 and 35.SchDoc	Size:	B	Sheet:
				6 of 11


























**AVNET** Avnet Engineering Services

Project Name:	MicroZed SOM	PCB Rev:	BOM:	Variant:
Doc Num:	Z7MB-7Z0X0-SCH-G	Date:	3/22/2017	Time:
Sheet Title:	08 - MICROHEADERS.SchDoc	Size:	B	Sheet:
				8 of 11







## Revision Notes:

Revision C Changes:

- 1) Add Silkscreen Logos - CE, RoHS and Copper Part Number on board
- 2) Reduce R34, 35, (40), 42 from 100K to 1K
- 3) Add pulldown resistors to R34, 35, (40), 42 - Value 2.2K - 5.00K
- 4) Fuse (PTC) recommendation note for R50, 12V input
- 5) Connect: U8.6 to U20.2
- 6) Connect: U3.16 to U8.3
- 7) Connect: JX2.10 to U15.4
- 8) Change 4.75K resistors to 4.99K
- 9) Added rubber feet to BOM
- 10) Add staple point vias for J2 USB connector.

Revision D Changes (no production):

- 1) Attached JX2.10 to U15.4

Revision E Changes (no production):

- 1) Replaced U1 from MAX13035EETE+ to TI TXS02612ZQSR part.
- 2) Added Sheet 11.
- 3) Moved mechanical information to back page.

Revision F Changes:

- 1) Changed USB UART default power to bus power. Attach VBUS power net to U2.7 RGIN pin. Disconnect Vdd pin from +3.3V.
- 2) Added Ethernet LED drive buffer circuit to reduce 3.3V PHY backfeed.
- 3) Added: D10, D11, JT7, R97, R98 to allow user to configure USB Bus or Self power mode.
- 4) Removed two fansink mounting holes. Removed ground attribute to mounting holes (in layout files).
- 5) Added D12 PolyZen (PTC+Zen) USB UART protection component as configurable option.
- 6) Added R99 0 ohm resistor for D12 bypass (default).
- 7) Added C221 2.2uF capacitor for USB transient and flyback voltage protection.
- 8) Revised notes (above).
- 9) 28 Jan 14: Updated USB OTG configuration notes.
- 10) Updated JT6 note.

Revision G Changes:

- 1) Changed U13 VTT termination regulator pin 2 from 1.8V to 3.3V due to regulator back-feed.
- 2) Add Ethernet reset circuit to ensure a 10mS reset delay while board powers up.
- 3) Increase R71 to 4.99K
- 4) Added DFT/DFM hooks per CM recommendations.
- 5) Connect CP2104 VIO to VDD, named net Vioub and added TX/RX translators.
- 6) Add R111, R112 and connect RST to Vioub.
- 7) Add DNP R112 to PG\_MODULE net for USB RESET\_N.
- 8) Added JT to Ethernet PHY to allow address change.
- 9) Added 10uF cap to ETH AVDD18
- 10) Changed R35 to from 1.0K to 1.5K.
- 11) Changed Net 1.5V to VCCO\_DDR3
- 12) Changed Net DDR3\_0v75 to DDR3\_VTT

## Assembly:


Label1  
 RD-XXXX-XXXXX-G  
 Label, Product


Label2  
  
 XXXXXXXX  
 Label, Serial Number

ESD1  
  
 ESD Bag

Label\_ESD1  
  
 Label, ESD

## Mechanicals:



 <b>Avnet Engineering Services</b>			
Project Name:	<b>MicroZed SOM</b>	PCB Rev:	BOM:
Doc Num:	<b>Z7MB-7Z0X0-SCH-G</b>	Date:	3/22/2017
Sheet Title:	<b>11 - Back Page.SchDoc</b>	Time:	2:43:04 PM
		Size:	Sheet:
		B	11 of 11