基于ECP5 FPGA的GigE到SYZYGY的接口板ButterStick
基于Lattie半导体的ECP5 FPGA,支持GigE到SYZYGY的接口板ButterStick
标签
KiCad
FPGA
ECP5
GigE
SYZYGY
bullsear
更新2023-10-10
909

基于Lattie半导体的ECP5 FPGA,支持GigE到SYZYGY的接口板ButterStick。它是一款基于Lattice的ECP5 FPGA的紧凑型开发板,板上有DDR3、高速USB以及以太网接口,以及很多高速I/O和Serdes。

规格:

  • ECP5 25F/45F/85F (BGA381 package)
  • USB 2.0 High Speed (480 Mbit/s)
  • Gigabit Ethernet
  • upto 8Gbit DDR3L RAM (dual rank)
  • 128Mbit QSPI FLASH Memory (Bitstream + User storage)
  • MicroSD socket (4 bit SD interface)
  • Onboard oscillators:
    • 30 MHz (ECP5's PLLs can create 60MHz,125MHz,etc.)
    • 25 MHz (RGMII PHY)
  • 0.1" pitch JTAG connector
  • 7x User RGB LEDs
  • 2x User Buttons
  • 2x Standard SYZYGY compatible connectors
    • Adjustable VCCIO 1.2V-3.3V
    • Up to 32 single ended I/O
    • 10 differential pairs
    • Dedicated clock input pins
  • 1x Transceiver SYZYGY compatible connector
    • Adjustable VCCIO 1.2V-3.3V
    • Up to 14 single ended I/O
    • 2x/4x Lanes TX (5 Gbps SERDES)
    • 2x/4x Lanes RX (5 Gbps SERDES)
    • 1x Reference clock input

Board dimensions: 80mm x 49mm

Variants

The ButterStick can be configured in different variants, the part number defines which FPGA and DDR3 parts are installed.

ButterStick-r1.0-[Memory gigabits]-[FPGA density]

  ButterStick-r1.0-2G-25F ButterStick-r1.0-2G-85F ButterStick-r1.0-8G-85F
FPGA LFE5UM5G-25F-8BG381C LFE5UM5G-85F-8BG381C LFE5UM5G-85F-8BG381C
DDR3 2x MT41K64M16TW-107 2x MT41K64M16TW-107 2x MT41K256M16TW-107

The 25F also has the following limitations on the ButterStick:

  • 25F Only provides 2x SERDES lanes.
  • 25F does not connect I/O pins S8/S9 on SYZYGY.C

Licence

  • Hardware in this repository is licenced under CERN OHL v1.2


alt-text

 

alt-text

alt-text

物料清单
附件下载
ButterStick-r1.0a-sch.pdf
PDF格式的原理图
ButterStick_r1.0.rar
KiCad工程文件
团队介绍
个人
评论
0 / 100
查看更多
目录
硬禾服务号
关注最新动态
0512-67862536
info@eetree.cn
江苏省苏州市苏州工业园区新平街388号腾飞创新园A2幢815室
苏州硬禾信息科技有限公司
Copyright © 2023 苏州硬禾信息科技有限公司 All Rights Reserved 苏ICP备19040198号