UPDuino 3.0 - 基于ICE40UP5K、支持RISC-V
收藏
分享
脑图
UPDuino 3.0 - 基于ICE40UP5K、支持RISC-V
基于ICE40UP5k
Lattice UltraPlus ICE40UP5K FPGA with 5.3K LUTs, 1Mb SPRAM, 120Kb DPRAM, 8 Multipliers
FTDI FT232H USB to SPI Device
ALL 32 FPGA GPIO on 0.1” headers
4MB SPI Flash
RGB LED
On board 3.3V and 1.2V Regulators, can supply 3.3V to your project
Open source schematic and layout using KiCAD design tools
4 layer board with a solid ground plane, proper layout and decoupling for good signal integrity and FPGA operation
Access to on-board 12MHz oscillator using a jumper
All FPGA pins including LED driver pins are brought to 0.1" headers
qSPI Flash capable
tinyFPGA bootloader compatible
评论
0 / 100
查看更多
硬禾发布
2020-12-12
2485
硬禾服务号
关注最新动态
0512-67862536
info@eetree.cn
江苏省苏州市苏州工业园区新平街388号腾飞创新园A2幢815室
苏州硬禾信息科技有限公司
Copyright © 2023 苏州硬禾信息科技有限公司 All Rights Reserved 苏ICP备19040198号